

Computer Architecture
(CSC-3501)
Lecture 12
(26 Feb 2008)

Seung-Jong Park (Jay)
<http://www.csc.lsu.edu/~sjpark>

1

CSC3501 - S.J. Park

Announcement

2

CSC3501 - S.J. Park

4.9 Instruction Processing

- The *fetch-decode-execute cycle* is the series of steps that a computer carries out when it runs a program.
- We first have to *fetch* an instruction from memory, and place it into the IR.
- Once in the IR, it is *decoded* to determine what needs to be done next.
- If a memory value (operand) is involved in the operation, it is retrieved and placed into the MBR.
- With everything in place, the instruction is *executed*.

The next slide shows a flowchart of this process.

3

CSC3501 - S.J. Park

4.9 Instruction Processing

```

graph TD
    Start([Start]) --> A[Copy the PC to the MAR]
    A --> B[Copy the contents of memory at address MAR to IR; Increment PC by 1]
    B --> C[Decode the instruction and place bits IR[11-0] in MAR]
    C --> D{Instruction requires operand?}
    D -- No --> E[Execute the instruction]
    D -- Yes --> F[Copy the contents of memory at address MAR to MBR]
    F --> E
  
```

4

CSC3501 - S.J. Park

4.9 Instruction Processing

- All computers provide a way of interrupting the fetch-decode-execute cycle.
- Interrupts occur when:
 - A user break (e.g., Control+C) is issued
 - I/O is requested by the user or a program
 - A critical error occurs
- Interrupts can be caused by hardware or software
 - Software interrupts are also called *traps*.

5

CSC3501 - S.J. Park

4.9 Instruction Processing


- Interrupt processing involves adding another step to the fetch-decode-execute cycle as shown below.

```

graph TD
    Interrupt{Has an interrupt been issued?}
    Interrupt -- Yes --> Process[Process the interrupt]
    Interrupt -- No --> Perform[Perform fetch-decode-execute cycle]
    Process --> Merge(( ))
    Perform --> Merge
    Merge --> Cycle[Perform fetch-decode-execute cycle]
  
```

The next slide shows a flowchart of "Process the interrupt."

6



- CSC3501 – S.J. Park
- ### 4.9 Instruction Processing
- For general-purpose systems, it is common to disable all interrupts during the time in which an interrupt is being processed.
 - Typically, this is achieved by setting a bit in the flags register.
 - Interrupts that are ignored in this case are called *maskable*.
 - *Nonmaskable* interrupts are those interrupts that must be processed in order to keep the system in a stable condition.
- 8

- CSC3501 – S.J. Park
- ### 4.9 Instruction Processing
- Interrupts are very useful in processing I/O.
 - However, interrupt-driven I/O is complicated, and is beyond the scope of our present discussion.
 - We will look into this idea in greater detail in Chapter 7.
 - MARIE, being the simplest of simple systems, uses a modified form of programmed I/O.
 - All output is placed in an output register, OutREG, and the CPU polls the input register, InREG, until input is sensed, at which time the value is copied into the accumulator.
- 9