





















5.5 Instruction-Level Pipelining

 An instruction pipeline may stall, or be flushed for any of the following reasons:

CSC3501 - S.J. Park

CSC3501 - S.J. Park

- Resource conflicts.
- □ Data dependencies.
- Conditional branching.
- Measures can be taken at the software level as well as at the hardware level to reduce the effects of these hazards, but they cannot be totally eliminated.
- 13

5.6 Real-World Examples of ISAs

 We return briefly to the Intel and MIPS architectures from the last chapter, using some of the ideas introduced in this chapter.

CSC3501 - S.J. Park

CSC3501 - S.J. Park

CSC3501 - S.J. Park

- Intel introduced pipelining to their processor line with its Pentium chip.
- The first Pentium had two five-stage pipelines. Each subsequent Pentium processor had a longer pipeline than its predecessor with the Pentium IV having a 24-stage pipeline.
- The Itanium (IA-64) has only a 10-stage pipeline.

csc3501 - S.J. Park 5.6 Real-World Examples of ISAs

- Intel processors support a wide array of addressing modes.
- The original 8086 provided 17 ways to address memory, most of them variants on the methods presented in this chapter.
- Owing to their need for backward compatibility, the Pentium chips also support these 17 addressing modes.
- The Itanium, having a RISC core, supports only one: register indirect addressing with optional post increment.
- 15

5.6 Real-World Examples of ISAs

- MIPS was an acronym for Microprocessor Without Interlocked Pipeline Stages.
- The architecture is little endian and wordaddressable with three-address, fixed-length instructions.
- Like Intel, the pipeline size of the MIPS processors has grown: The R2000 and R3000 have five-stage pipelines.; the R4000 and R4400 have 8-stage pipelines.

5.6 Real-World Examples of ISAs

- The R10000 has three pipelines: A five-stage pipeline for integer instructions, a seven-stage pipeline for floating-point instructions, and a six-state pipeline for LOAD/STORE instructions.
- In all MIPS ISAs, only the LOAD and STORE instructions can access memory.
- The ISA uses only base addressing mode.
- The assembler accommodates programmers who need to use immediate, register, direct, indirect register, base, or indexed addressing modes.

5.6 Real-World Examples of ISAs

- The Java programming language is an interpreted language that runs in a software machine called the *Java Virtual Machine* (JVM).
- A JVM is written in a native language for a wide array of processors, including MIPS and Intel.
- Like a real machine, the JVM has an ISA all of its own, called *bytecode*. This ISA was designed to be compatible with the architecture of any machine on which the JVM is running.

The next slide shows how the pieces fit toge ther





| Chapter 5 Conclusion | CSC3501 - S.J. Park |
|--|-------------------------------------|
| ISAs are distinguished according t per instruction, number of operand instruction, operand location and t sizes of operands. | to their bits ds per ypes and |
| Endianness as another major arch consideration. | nitectural |
| CPU can store store data based o 1. A stack architecture 2. An accumulator architecture 3. A general purpose register archite | n ecture. |
| 21 | |



