



# Chapter 9 Objectives Learn the properties that often distinguish RISC from CISC architectures. Understand how multiprocessor architectures are classified. Appreciate the factors that create complexity in multiprocessor systems. Become familiar with the ways in which some architectures transcend the traditional von Neumann paradigm.

### 9.1 Introduction

 We have so far studied only the simplest models of computer systems; classical single-processor von Neumann systems.

CSC3501 - S.J. Park

- This chapter presents a number of different approaches to computer organization and architecture.
- Some of these approaches are in place in today's commercial systems. Others may form the basis for the computers of tomorrow.

# 9.2 RISC Machines

• The underlying philosophy of RISC machines is that a system is better able to manage program execution when the program consists of only a few different instructions that are the same length and require the same number of clock cycles to decode and execute.

CSC3501 - S.J. Park

- RISC systems access memory only with explicit load and store instructions.
- In CISC systems, many different kinds of instructions access memory, making instruction length variable and fetch-decode-execute time unpredictable.
- CSC3501 S.J. Park
  9.2 RISC Machines
  The difference between CISC and RISC becomes evident through the basic computer performance equation:
  CPU Time = seconds program = instructions × avg. cycles / cycles
  RISC systems shorten execution time by reducing the clock cycles per instruction.
  CISC systems improve performance by reducing the number of instructions per program.















13

## 9.3 Flynn's Taxonomy

 The four combinations of multiple processors and multiple data paths are described by Flynn as:

CSC3501 - S.J. Park

CSC3501 - S.J. Park

CSC3501 - S.J. Park

Instruction streams	Data streams	Name SISD	Examples Classical Von Neumann machine	
1	1			
1	Multiple	SIMD	Vector supercomputer, array processo	
Multiple	1	MISD	Arguably none	
Multiple	Multiple	MIMD	Multiprocessor, multicomputer	



- First, there appears to be no need for MISD machines.
- Second, parallelism is not homogeneous. This assumption ignores the contribution of specialized processors.
- Third, it provides no straightforward way to distinguish architectures of the MIMD category.
  - One idea is to divide these systems into those that share memory, and those that don't, as well as whether the interconnections are bus-based or switch-based.

## 9.3 Flynn's Taxonomy

16

18

- Symmetric multiprocessors (SMP) and massively parallel processors (MPP) are MIMD architectures that differ in how they use memory.
- SMP systems share the same memory and MPP do not.
- An easy way to distinguish SMP from MPP is: MPP ⇒ many processors + distributed memory + communication via network
  - $SMP \Rightarrow$  fewer processors + shared memory + communication via memory

# Other examples of MIMD architectures are found in distributed computing, where processing takes place collaboratively among networked computers. A network of workstations (NOW) uses otherwise idle systems to solve a problem. A collection of workstations (COW) is a NOW where one workstation coordinates the actions of the others. A dedicated cluster parallel computer (DCPC) is a group of workstations brought together to solve a specific problem. A pile of PCs (POPC) is a cluster of (usually) heterogeneous systems that form a dedicated parallel system.

# 9.3 Flynn's Taxonomy

- Flynn's Taxonomy has been expanded to include SPMD (single program, multiple data) architectures.
- Each SPMD processor has its own data set and program memory. Different nodes can execute different instructions within the same program using instructions similar to: If myNodeNum = 1 do this, else do that
- Yet another idea missing from Flynn's is whether the architecture is instruction driven or data driven.

# The next slide provides a revised taxono my.

15























	CISC	RISC	Superscalar	VIIW
Instr size	variable size	fixed size	fixed size	fixed size (but large)
Instr format	variable format	fixed format	fixed format	fixed format
Registers	few, some special	many GP	GP and rename (RUU)	many, many GP
Memory reference	embedded in many instr's	load/store	load/store	load/store
Key Issues	decode complexity	data forwarding, hazards	hardware dependency resolution	(compiler) code scheduling
Instruction flow		IF ID EX MWB IF ID EX MWB	IF ID EX MW8 IF ID EX MW8 IF ID EX MW8	IF ID EX MWB EX MWB